wuqiyang312
/
u8g2-copy
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

added new cad_110, reverted serval gu800 changes, issue #1604

This commit is contained in:
kraus 2021-10-03 23:45:08 +02:00
parent 27cf57a3a3
commit 3a8ca0bb88
3 changed files with 4 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
csrc/u8x8.h
View File

@ -646,6 +646,7 @@ void u8x8_SendF(u8x8_t * u8x8, const char *fmt, ...);
void u8x8_cad_SendSequence(u8x8_t *u8x8, uint8_t const *data);
uint8_t u8x8_cad_empty(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
uint8_t u8x8_cad_110(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
uint8_t u8x8_gu800_cad_110(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
uint8_t u8x8_cad_001(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
uint8_t u8x8_cad_011(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);
uint8_t u8x8_cad_100(u8x8_t *u8x8, uint8_t msg, uint8_t arg_int, void *arg_ptr);

31
csrc/u8x8_d_gu800.c
View File

@ -153,48 +153,21 @@ static const uint8_t u8x8_d_gu800_128x64_init_seq[] = {
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_C(0x05f), /* clear all RAM, clear address counters */
U8X8_END_TRANSFER(), /* disable chip */
U8X8_DLY(1), /* delay for 1 ms (see datasheet) */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
/* configure all area as graphics RAM */
U8X8_CA(0x62,0), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,1), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,2), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,3), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,4), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,5), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,6), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x62,7), U8X8_D1(0xff),
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_CA(0x70, 0), /* horizontal shift */
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_C(0xb0), /* vertical shift */
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_C(0xb0), /* vertical shift */
U8X8_C(0x4f), /* max brightness */
U8X8_END_TRANSFER(), /* disable chip */
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_C(0x84), /* x increment */
// U8X8_CA(0x024, 0x040) /* display on */
@ -215,7 +188,7 @@ static const u8x8_display_info_t u8x8_d_gu800_128x64_display_info =
/* post_reset_wait_ms = */ 2, /* GU800: Min 1.5ms per datasheet */
/* sda_setup_time_ns = */ 40, /* GU800: 40ns according to the timing diagram */
/* sck_pulse_width_ns = */ 80, /* GU800: Min 80ns per datasheet */
/* sck_clock_hz = */ 2000000UL,
/* sck_clock_hz = */ 4000000UL,
/* spi_mode = */ 0, /* active high, rising edge */
/* i2c_bus_clock_100kHz = */ 4, /* GU800: Not used */
/* data_setup_time_ns = */ 40, /* GU800: Min 40ns per datasheet */

2
tools/codebuild/codebuild.c
View File

@ -1734,7 +1734,7 @@ struct controller controller_list[] =
},
{
"gu800", 16, 8, "u8g2_ll_hvline_vertical_top_lsb", "u8x8_cad_110", "", COM_4WSPI|COM_6800|COM_8080,
"gu800", 16, 8, "u8g2_ll_hvline_vertical_top_lsb", "u8x8_gu800_cad_110", "", COM_4WSPI|COM_6800|COM_8080,
"", /* is_generate_u8g2_class= */ 1,
{
{ "128x64" },