u8g2-copy/sys/arm/lpc804/lpc_chip_804/inc/uart.h

70 lines
2.5 KiB
C
Raw Normal View History

2019-08-16 05:50:08 +08:00
/**********************************************************************
***********************************************************************
* Software that is described herein is for illustrative purposes only
* which provides customers with programming information regarding the
* products. This software is supplied "AS IS" without any warranties.
* NXP Semiconductors assumes no responsibility or liability for the
* use of the software, conveys no license or title under any patent,
* copyright, or mask work right to the product. NXP Semiconductors
* reserves the right to make changes in the software without
* notification. NXP Semiconductors also make no representation or
* warranty that such application will be suitable for the specified
* use without further testing or modification.
* Permission to use, copy, modify, and distribute this software and its
* documentation is hereby granted, under NXP Semiconductors<EFBFBD>
* relevant copyright in the software, without fee, provided that it
* is used in conjunction with NXP Semiconductors microcontrollers. This
* copyright, permission, and disclaimer notice must appear in all copies of
* this code.
**********************************************************************/
#ifndef __lpc8xx_UART_H
#define __lpc8xx_UART_H
#define UART_EN (0x01<<0)
#define DATA_LENG_7 (0x00<<2)
#define DATA_LENG_8 (0x01<<2)
#define DATA_LENG_9 (0x02<<2)
#define PARITY_NONE (0x00<<4)
#define PARITY_NC (0x01<<4)
#define PARITY_EVEN (0x02<<4)
#define PARITY_ODD (0x03<<4)
#define STOP_BIT_1 (0x00<<6)
#define STOP_BIT_2 (0x01<<6)
#define MODE_32K (0x01<<7)
#define EXT_CTS_EN (0x01<<9)
#define INT_CTS_EN (0x01<<10)
#define SYNC_EN (0x01<<11)
#define CLK_POL (0x01<<12)
#define SYNC_MS (0x01<<14)
#define LOOPBACK (0x01<<15)
// UART Control register
#define TXBRK_EN (0x01<<1)
#define ADDR_DET (0x01<<2)
#define TXDIS (0x01<<6)
#define CC (0x01<<8)
#define CCCLR (0x01<<9)
// UART status register
#define RXRDY (0x01<<0)
#define RXIDLE (0x01<<1)
#define TXRDY (0x01<<2)
#define TXIDLE (0x01<<3)
#define CTS (0x01<<4)
#define CTS_DELTA (0x01<<5)
#define TXINT_DIS (0x01<<6)
#define OVRN_ERR (0x01<<8)
#define RXBRK (0x01<<10)
#define DELTA_RXBRK (0x01<<11)
#define START_DETECT (0x01<<12)
#define FRM_ERR (0x01<<13)
#define PAR_ERR (0x01<<14)
#define RXNOISE (0x01<<15)
#endif /* __lpc8xx_UART_H */